

Features

- Superior circuit protection
- Overcurrent and overvoltage protection
- Blocks surges up to rated limits
- High speed performance
- Small SMT package

Applications


- Voice / VDSL cards
- Protection modules and dongles
- Process control equipment
- Test and measurement equipment
- General electronics

NIDEC COMPONENTS

C-FAP-CA Series - C-FAP Fast Acting Protectors

General Information

The C-FAP-CA Series of NIDEC COMPONENTS Line In/ C-FAP products are low capacitance single Line Out bidirectional high speed protection components, constructed using MOSFET semiconductor technology, and designed to protect against faults caused by short



Agency Approval

	Description UL File Number: E344793	

circuits, AC power cross, induction and lightning surges.

The C-FAP high speed protector placed in the system circuit will monitor the current with the MOSFET detection circuit triggering to provide an effective barrier behind which sensitive electronics will not be exposed to large voltages or currents during surge events. The C-FAP device is provided in a surface mount DFN package and meets industry standard requirements such as RoHS and Pb Free solder re flow profiles.

Absolute Maximum Ratings (@ T_A = 25 °C Unless Otherwise Noted)

Symbol	Parameter	Part Number	Value	Unit
		C-FAP-CA025-xxx-WH	250	
		C-FAP-CA040-xxx-WH	400	
Vimp	Peak impulse voltage withstand with duration less than 10 ms	C-FAP-CA050-xxx-WH	500	V
		C-FAP-CA065-xxx-WH	650	
		C-FAP-CA085-xxx-WH	850	
		C-FAP-CA025-xxx-WH	100	
	Continuous A.C. RMS voltage	C-FAP-CA040-xxx-WH	200	
V _{rms}		C-FAP-CA050-xxx-WH	250	V
		C-FAP-CA065-xxx-WH	300	
		C-FAP-CA085-xxx-WH	425	
Т _{ор}	Operating temperature range		-40 to +125	°C
T _{stg}	Storage temperature range	-65 to +150	°C	
T _{imax}	Maximum Junction Temperature			°C
ESD	HBM ESD protection per IEC 61000-4-2		±2	kV

NIDEC COMPONENTS


Symbol	Parameter		Part Number	Min.	Тур.	Max.	Unit
l _{trigger}	Current required for the device to go from operating state to protected state		C-FAP-CAxxx-050-WH C-FAP-CAxxx-100-WH C-FAP-CAxxx-200-WH C-FAP-CAxxx-300-WH C-FAP-CAxxx-500-WH	50 100 200 300 500	75 150 300 450 750	100 200 400 600 1000	mA
R _{C-FAP}	Series resistance of the C-FAP device	$ \begin{array}{l} V_{imp} = 250 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 250 \ \lor \ l_{trigger} \ (min.) = 100 \ mA \\ V_{imp} = 250 \ \lor \ l_{trigger} \ (min.) = 200 \ mA \\ V_{imp} = 250 \ \lor \ l_{trigger} \ (min.) = 300 \ mA \\ V_{imp} = 250 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 250 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 400 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 400 \ \lor \ l_{trigger} \ (min.) = 200 \ mA \\ V_{imp} = 400 \ \lor \ l_{trigger} \ (min.) = 200 \ mA \\ V_{imp} = 400 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 400 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 500 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 500 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 500 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 500 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 500 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 500 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 650 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 500 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA \\ V_{imp} = 850 \ \lor \ l_{trigger} \ (min.) = 50 \ mA$	C-FAP-CA025-050-WH C-FAP-CA025-100-WH C-FAP-CA025-200-WH C-FAP-CA025-300-WH C-FAP-CA025-300-WH C-FAP-CA025-500-WH C-FAP-CA040-100-WH C-FAP-CA040-200-WH C-FAP-CA040-300-WH C-FAP-CA040-300-WH C-FAP-CA040-300-WH C-FAP-CA050-050-WH C-FAP-CA050-050-WH C-FAP-CA050-500-WH C-FAP-CA065-050-WH C-FAP-CA065-200-WH C-FAP-CA065-300-WH C-FAP-CA065-300-WH C-FAP-CA065-300-WH C-FAP-CA065-300-WH		13.3 7.1 4.2 3.2 2.6 14.3 8.1 5.2 4.3 3.6 15.7 9.5 6.6 5.0 17.7 11.5 8.6 7.6 7.0 21.4	15.3 8.2 4.8 3.8 3.0 16.5 9.4 6.0 5.0 4.2 18.0 10.9 7.5 6.5 5.7 20.3 13.2 9.8 8.8 8.0 24.5	Ω
		V _{imp} = 850 V I _{trigger} (min.) = 100 mA V _{imp} = 850 V I _{trigger} (min.) = 200 mA V _{imp} = 850 V I _{trigger} (min.) = 300 mA V _{imp} = 850 V I _{trigger} (min.) = 500 mA	C-FAP-CA085-100-WH C-FAP-CA085-200-WH C-FAP-CA085-300-WH C-FAP-CA085-500-WH		15.2 12.3 11.3 10.7	17.4 14.0 13.0 12.2	
t _{block}	Time for the device to go from normal operating state to protected state				1	μs	
l _Q	Current through the tri	urrent through the triggered C-FAP device with 50 Vdc circuit voltage		0.25	0.50	1.00	mA
V _{reset}	Voltage below which the triggered C-FAP device will transition to normal operating state		12	16	20	v	
R _{th(j-l)}	Junction to package p	ads - FR4 using recommended pad layo	out		98		°C/W
R _{th(j-l)}	Junction to package p	ads - FR4 using heat sink on board (6 cm	n ²) (1 in ²)		40		°C/W

Electrical Characteristics (@ T_A = 25 °C Unless Otherwise Noted)

NIDEC COMPONENTS


Reference Application

The C-FAP devices are general use protectors used in a wide variety of applications. The maximum voltage rating of the C-FAP device should never be exceeded. Where necessary, an OVP should be employed to limit the maximum voltage. A costeffective protection solution combines NIDEC COMPONENTS C-FAP protection devices with a pair of Bourns® MOVs. For bandwidth sensitive applications, a Bourns® GDT may be substituted for the MOV.




Performance Graphs

Typical V-I Characteristics (C-FAP-CA050-300-WH)



Power Derating Curve



Specifications are subject to change without notice.

Customers should verify actual device performance in their specific applications.


Basic C-FAP Operation

The C-FAP device, constructed using MOSFET semiconductor technology, placed in the system circuit will monitor the current with the MOSFET detection circuit triggering to provide an effective barrier behind which sensitive electronics are not exposed to large voltages or currents during surge events. The C-FAP device operates in approximately 1 µs - once line current exceeds the C-FAP device's trigger current Itrigger. When operated, the C-FAP device will block all voltages including the surge up to rated limits.


After the surge, the C-FAP device resets when the voltage across the C-FAP device falls to the V_{reset} level. The C-FAP device will automatically reset on lines which have no DC bias or have DC bias below V_{reset} (such as unpowered signal lines).

If the line has a normal DC bias above V_{reset} , the voltage across the C-FAP device may not fall below V_{reset} after the surge. In such cases, special care needs to be taken to ensure that the C-FAP device will reset, with software monitoring as one method used to accomplish this. NIDEC COMPONENTS application engineers can provide further assistance.

Typical Trigger Current vs. Temperature





Typical Resistance vs. Temperature



Product Dimensions


NIDEC COMPONENTS






Recommended Pad Layout

C-FAP protectors have matte-tin termination finish. The suggested layout should use Non-Solder Mask Define (NSMD). The recommended stencil thickness is 0.10-0.12 mm (.004-.005 in.) with a stencil opening size 0.025 mm (.0010 in.) less than the device pad size. As when heat sinking any power device, it is recommended that wherever possible, extra PCB copper area is allowed. For minimum parasitic capacitance, do not allow any signal, ground or power signals beneath any of the pads of the device.




Dark grey areas show added PCB copper area for better thermal resistance.



Pad Designation				
Pad #	Pin Out			
1	Line In/Out			
2	NU			
3	Line Out/In			

Thermal Resistance vs Additional PCB Cu Area



NIDEC COMPONENTS

t;

t_i

Reflow

-


Ramp-down


Cool Dowr

Reflow Profile


Reflow Profile	Pb-Free Assembly	т.)
Average Ramp-Up Rate (Tsmax to Tp)	3 °C/sec. max.	T _P
Preheat - Temperature Min. (Tsmin) - Temperature Max. (Tsmax) - Time (tsmin to tsmax)	150 °C 200 °C 60-180 sec.	
Time maintained above: - Temperature (TL) - Time (tL)	217 °C 60-150 sec.	Temberat
Peak/Classification Temperature (Tp)	260 °C	
Time within 5 °C of Actual Peak Temp. (tp)	20-40 sec.	
Ramp-Down Rate	6 °C/sec. max.	25°C Preheat Flux Activation
Time 25 °C to Peak Temperature	8 min. max.	t 25°C to Peak Time (Seconds)

Typical Part Marking





NIDEC COMPONENTS



DIMENSIONS: <u>MM</u>(INCHES)

Revision History

Date	Rev.	Reason
10/12/2010	A	Initial issue
05/15/2012	A1	Updated Performance Graphs and Packaging Specifications
07/16/2014	A2	Tolerance was added to the product size.
02/13/2017	В	Change marking.
04/03/2023	С	Change our company name.

Revision : C Issue date : 04/03/2023

C-FAP-CA SERIES

Specifications are subject to change without notice. Customers should verify actual device performance in their specific applications.